IC元器件

SN74ALVCH16863DGGR

参考价格:$2.376-$4.75

Texas Instruments 逻辑 - 缓冲器,驱动器,接收器,收发器

SN74ALVCH16863DGGR 供应商

SN74ALVCH16863DGGR 属性参数

  • 标准包装:1
  • 类别:集成电路 (IC)
  • 家庭:逻辑 - 缓冲器,驱动器,接收器,收发器
  • 系列:74ALVCH
  • 逻辑类型:收发器,非反相
  • 元件数:2
  • 每个元件的位元数:9
  • 输出电流高,低:24mA,24mA
  • 电源电压:1.65 V ~ 3.6 V
  • 工作温度:-40°C ~ 85°C
  • 安装类型:表面贴装
  • 封装/外壳:56-TFSOP(0.240",6.10mm 宽)
  • 供应商设备封装:56-TSSOP
  • 包装:®
  • 其它名称:296-6267-6

产品特性

  • Member of the Texas Instruments WidebusTM Family
  • EPICTM (Enhanced-Performance Implanted CMOS) Submicron Process
  • ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
  • Latch-Up Performance Exceeds 250 mA Per JESD 17
  • Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
  • Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages EPIC and Widebus are trademarks of Texas Instruments Incorporated.

产品概述

This 18-bit bus transceiver is designed for 1.65-V to 3.6-V VCC operation. The SN74ALVCH16863 is an 18-bit noninverting transceiver designed for synchronous communication between data buses. The control-function implementation minimizes external timing requirements. The SN74ALVCH16863 can be used as two 9-bit transceivers or one 18-bit transceiver. They allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the output-enable (OEAB\ or OEBA\) inputs. To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. The SN74ALVCH16863 is characterized for operation from -40°C to 85°C.

SN74ALVCH16863DGGR 数据手册