SN74LVTH240DBR 供应商
-
SN74LVTH240DBR
品牌:TI 封装/批号:原厂原装/22+ -
SN74LVTH240DBR
品牌:TI 封装/批号:/2019+ -
SN74LVTH240DBR
品牌:TI(德州仪器) 封装/批号:SSOP-20/2022+
SN74LVTH240DBR 属性参数
- 标准包装:1
- 类别:集成电路 (IC)
- 家庭:逻辑 - 栅极和逆变器
- 系列:74LVTH
- 逻辑类型:逆变器,缓冲器
- 电路数:2
- 输入数:4
- 特点:三态
- 电源电压:2.7 V ~ 3.6 V
- 电流 - 静态(最大值):5mA
- 输出电流高,低:32mA,64mA
- 逻辑电平 - 低:0.8V
- 逻辑电平 - 高:2V
- 额定电压和最大 CL 时的最大传播延迟:2.6ns @ 3.3V,50pF
- 工作温度:-40°C ~ 85°C
- 安装类型:表面贴装
- 供应商设备封装:20-SSOP
- 封装/外壳:20-SSOP(0.209",5.30mm 宽)
- 包装:®
- 其它名称:296-8706-6
产品特性
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V VCC)
- Support Unregulated Battery Operation Down to 2.7 V
- Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
- Ioff and Power-Up 3-State Support Hot Insertion
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 500 mA Per JESD 17
- ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A)
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
产品概述
These octal buffers and line drivers are designed specifically for low-voltage (3.3-V) VCC operation, but with the capability to provide a TTL interface to a 5-V system environment.These devices are organized as two 4-bit buffer/line drivers with separate output-enable (OE)\ inputs. When OE\ is low, the devices pass data from the A inputs to the Y outputs. When OE\ is high, the outputs are in the high-impedance state.To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.These devices are fully specified for hot-insertion applications using Ioff and power-up 3-state. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.