IC元器件

SN74LVC2G125DCT3

Texas Instruments 缓冲器，驱动器，接收器，收发器

SN74LVC2G125DCT3 供应商

SN74LVC2G125DCT3 属性参数

  • 现有数量：9,821现货9,000Factory
  • 价格：1 : ￥4.93000剪切带（CT）3,000 : ￥1.96797卷带（TR）
  • 系列：74LVC
  • 包装：卷带（TR）剪切带（CT）? 得捷定制卷带
  • 产品状态：在售
  • 逻辑类型：缓冲器，非反向
  • 元件数：2
  • 每个元件位数：1
  • 输入类型：-
  • 输出类型：三态
  • 电流 - 输出高、低：32mA，32mA
  • 电压 - 供电：1.65V ~ 5.5V
  • 工作温度：-40°C ~ 125°C（TA）
  • 安装类型：表面贴装型
  • 封装/外壳：8-LSSOP，8-MSOP（0.110"，2.80mm 宽）
  • 供应商器件封装：SM8

产品特性

  • ESD Protection Exceeds JESD 22 2000-V Human-Body Model 1000-V Charged-Device Model
  • 2000-V Human-Body Model
  • 1000-V Charged-Device Model
  • Available in the Texas Instruments NanoFree™ Package
  • Supports 5-V VCC Operation
  • Inputs Accept Voltages to 5.5 V
  • Max tpd of 4.3 ns at 3.3 V
  • Low Power Consumption, 10-µA Max ICC
  • ±24-mA Output Drive at 3.3 V
  • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C
  • Typical VOHV (Output VOH Undershoot) > 2 V at VCC = 3.3 V, TA = 25°C
  • Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
  • Can Be Used as a Down Translator to Translate Inputs From a Max of 5.5 V Down to the VCC Level
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

产品概述

The SN74LVC2G125 device is a dual bus buffer gate, designed for 1.65-V to 5.5-V VCC operation. This device features dual line drivers with 3-state outputs. The outputs are disabled when the associated output-enable (OE) input is high.NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
查看全部

SN74LVC2G125DCT3 电路图

SN74LVC2G125DCT3 相关产品