SN74AVCH16T245GR 供应商
-
SN74AVCH16T245GR
品牌:TI 封装/批号:原厂原装/22+ -
SN74AVCH16T245GR
品牌:TI/德州仪器 封装/批号:TSSOP48/21+ -
SN74AVCH16T245GR
品牌:TI(德州仪器) 封装/批号:TSSOP-48/2022+ -
SN74AVCH16T245GR
品牌:TI 封装/批号:/2021+ -
SN74AVCH16T245GR
品牌:TI 封装/批号:TSSOP/23+
SN74AVCH16T245GR 属性参数
- 标准包装:1
- 类别:集成电路 (IC)
- 家庭:逻辑 - 变换器
- 系列:74AVCH
- 逻辑功能:变换器,双向,3 态
- 位数:16
- 输入类型:逻辑
- 输出类型:逻辑
- 数据速率:-
- 通道数:2
- 输出/通道数目:8
- 差分 - 输入:输出:无/无
- 传输延迟(最大):2.7ns
- 电源电压:1.2 V ~ 3.6 V
- 工作温度:-40°C ~ 85°C
- 封装/外壳:48-TFSOP(0.240",6.10mm 宽)
- 供应商设备封装:48-TSSOP
- 包装:®
- 其它名称:296-18283-6
产品特性
- VCC Isolation Feature – If Either VCC Input is at GND, Both Ports are in the High-Impedance State
- Control Inputs VIH/VIL Levels Are Referenced to VCCA Voltage
- Overvoltage-Tolerant Inputs and Outputs Allow Mixed Voltage-Mode Data Communications
- Fully Configurable Dual-Rail Design Allows Each Port to Operate Over the Full 1.2 V to 3.6 V Power-Supply Range
- Ioff Supports Partial-Power-Down Mode Operation
- I/Os are 4.6 V Tolerant
- Bus Hold on Data Inputs Eliminates the Need for External Pullup and Pulldown Resistors
- Maximum Data Rates 380 Mbps (1.8 V to 3.3 V Level-Shifting) 200 Mbps (<1.8 V to 3.3 V Level-Shifting) 200 Mbps (Level-Shifting to 2.5 V or 1.8 V) 150 Mbps (Level-Shifting to 1.5 V) 100 Mbps (Level-Shifting to 1.2 V)
- 380 Mbps (1.8 V to 3.3 V Level-Shifting)
- 200 Mbps (<1.8 V to 3.3 V Level-Shifting)
- 200 Mbps (Level-Shifting to 2.5 V or 1.8 V)
- 150 Mbps (Level-Shifting to 1.5 V)
- 100 Mbps (Level-Shifting to 1.2 V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22 8000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) 1000-V Charged-Device Model (C101)
- 8000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
产品概述
This 16-bit noninverting bus transceiver uses two separate configurable power-supply
rails. The SN74AVCH16T245 device is optimized to operate with
VCCA/VCCB set at 1.4 V to 3.6 V. The device is
operational with VCCA/VCCB as low as 1.2 V. The A
port is designed to track VCCA. VCCA accepts any
supply voltage from 1.2 V to 3.6 V. The B port is designed to track VCCB.
VCCB accepts any supply voltage from 1.2 V to 3.6 V. This allows for
universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and
3.3-V voltage nodes.The SN74AVCH16T245 control pins (1DIR, 2DIR, 1OE, and
2OE) are supplied by VCCA.The Ioff circuitry disables the outputs, preventing damaging
current backflow through the device when it is powered down. This device is fully specified for
partial-power-down applications using Ioff. The VCC isolation feature ensures that if either
VCC input is at GND, then both ports are in the high-impedance state.Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of
pullup or pulldown resistors with the bus-hold circuitry is not recommended.To ensure the high-impedance state during power up or power down,
OE should be tied to VCC through a pullup resistor;
the minimum value of the resistor is determined by the current-sinking capability of the
driver.The SN74AVCH16T245 is designed for asynchronous communication between data buses. The
device transmits data from the A bus to the B bus or from the B bus to the A bus, depending on the
logic level at the direction-control (DIR) input. The output-enable (OE)
input can be used to disable the outputs so the buses are effectively isolated.