SN54180J 属性参数
- 现有数量:0现货2,075Factory
- 价格:在售
- 系列:*
- 包装:管件
- 产品状态:在售
- 逻辑类型:-
- 电路数:-
- 电流 - 输出高、低:-
- 电压 - 供电:-
- 工作温度:-
- 安装类型:-
- 封装/外壳:-
- 供应商器件封装:-
产品概述
These universal, monolithic, 9-bit (8 data bits plus 1 parity bit) parity
generators/checkers, utilize familiar Series 54/74 TTL circuitry and feature
odd/even outputs and control inputs to facilitate operation in either odd
or even-parity applications. Depending on whether even or odd parity is being
generated or checked, the even or odd inputs can be utilized as the parity
or 9th-bit input. The word-length capability is easily expanded by cascading.
The SN54180/SN74180 are fully compatible with other TTL or DTL circuits.
Input buffers are provided so that each data input represents only one normalized
series 54/74 load. A full fan-out to 10 normalized series 54/74 loads is available
from each of the outputs at a low logic level. A fan-out to 20 normalized
loads is provided at a high logic level to facilitate the connection of unused
inputs to used inputs. Typical power dissipation is 170 mW.
The SN54180 is characterized for operation over the full military temperature
range of -55°C to 125°C; and the SN74180 is characterized for operation
from 0°C to 70°C.