CDCVF25084PW 供应商
-
CDCVF25084PW
品牌:TI 封装/批号:原厂原装/22+ -
CDCVF25084PW
品牌:TI 封装/批号:16TSSOP/2019+ -
CDCVF25084PW
品牌:TI 封装/批号:TSSOP16/23+ -
CDCVF25084PW
品牌:TI 封装/批号:TSSOP/23+ -
CDCVF25084PWR
品牌:TI(德州仪器) 封装/批号:TSSOP-16/2022+
CDCVF25084PW 属性参数
- 标准包装:90
- 类别:集成电路 (IC)
- 家庭:时钟/计时 - 时钟发生器,PLL,频率合成器
- 系列:-
- 类型:PLL 时钟乘法器
- PLL:带旁路
- 输入:LVTTL
- 输出:LVTTL
- 电路数:1
- 比率 - 输入:输出:2:8
- 差分 - 输入:输出:无/无
- 频率 - 最大:180MHz
- 除法器/乘法器:无/是
- 电源电压:3 V ~ 3.6 V
- 工作温度:-40°C ~ 85°C
- 安装类型:表面贴装
- 封装/外壳:16-TSSOP(0.173",4.40mm 宽)
- 供应商设备封装:16-TSSOP
- 包装:管件
- 其它名称:296-15081-5
产品特性
- Phase-Locked Loop-Based Multiplier by Four
- Input Frequency Range: 2.5 MHz to 45 MHz
- Output Frequency Range: 10 MHz to 180 MHz
- LVCMOS/LVTT I/O Compatible
- Low Jitter (Cycle-Cycle): ±120 ps Over the Range 75 MHz to 180 MHz
- Distributes One Clock Input to Two Banks of Four Outputs
- Auto Frequency Detection to Disable Device (Power-Down Mode)
- Operates From Single 3.3-V Supply
- Industrial Temperature Range 40°C to 85°C
- 25- On-Chip Series Damping Resistors
- No External RC Network Required
- Spread Spectrum Clock Compatible (SSC)
- Available in 16-Pin TSSOP Package
产品概述
The CDCVF25084 is a high-performance, low-skew, low-jitter, phase-lock loop clock multiplier. It uses a PLL to precisely align, in both frequency and phase, the output clocks to the input clock signal including a multiplication factor of four. The CDCVF25084 operates from a nominal supply voltage of 3.3 V. The device also includes integrated series-damping resistors in the output drivers that make it ideal for driving point-to-point loads.Two banks of four outputs each provide low-skew, low-jitter copies of CLKIN x four. All outputs operate at the same frequency. Output duty cycles are adjusted to 50%, independent of duty cycle at CLKIN. The device automatically goes into power-down mode when no input signal is applied to CLKIN and the outputs go into a low state. Unlike many products containing PLLs, the CDCVF25084 does not require an external RC network. The loop filter for the PLL is included on-chip, minimizing component count, space, and cost.Because it is based on a PLL circuitry, the CDCVF25084 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization is required following power up and application of a fixed-frequency signal at CLKIN and any following changes to the PLL reference.The CDCVF25084 is characterized for operation from 40°C to 85°C.