CD4046BPWR 供应商
-
CD4046BPWR
品牌:TI 封装/批号:原厂原装/22+ -
CD4046BPWR
品牌:TI(德州仪器) 封装/批号:TSSOP-16/2022+
CD4046BPWR 属性参数
- 标准包装:1
- 类别:集成电路 (IC)
- 家庭:时钟/计时 - 时钟发生器,PLL,频率合成器
- 系列:-
- 类型:锁相环路(PLL)
- PLL:是
- 输入:CMOS
- 输出:CMOS
- 电路数:1
- 比率 - 输入:输出:1:1
- 差分 - 输入:输出:无/无
- 频率 - 最大:2.4MHz
- 除法器/乘法器:是/无
- 电源电压:3 V ~ 18 V
- 工作温度:-55°C ~ 125°C
- 安装类型:表面贴装
- 封装/外壳:16-TSSOP(0.173",4.40mm 宽)
- 供应商设备封装:16-TSSOP
- 包装:®
- 其它名称:296-14109-6
产品特性
- Very low power consumption: 70 µW (typ.) at VCO fo = 10 kHz, VDD = 5 V
- Operating frequency range up to 1.4 MHz (typ.) at VDD = 10 V, RI = 5 k
- Low frequency drift: 0.04%/°C (typ.) at VDD = 10 V
- Choice of two phase comparators: Exclusive-OR network (I) Edge-controlled memory network with phase-pulse output for lock indication (II)
- Exclusive-OR network (I)
- Edge-controlled memory network with phase-pulse output for lock indication (II)
- High VCO linearity: <1% (typ.) at VDD = 10 V
- VCO inhibit control for ON-OFF keying and ultra-low standby power consumption
- Source-follower output of VCO control input (Demod. output)
- Zener diode to assist supply regulation
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
- Applications FM demodulator and modulator Frequency synthesis and multiplication Frequency discriminator Data synchronization Voltage-to-frequency conversion Tone decoding FSK - Modems Signal conditioning (See ICAN-6101) "RCA COS/MOS Phase-Locked Loop - A Versatile Building Block for Micropower Digital and Analog Applications"
- FM demodulator and modulator
- Frequency synthesis and multiplication
- Frequency discriminator
- Data synchronization
- Voltage-to-frequency conversion
- Tone decoding
- FSK - Modems
- Signal conditioning
- (See ICAN-6101) "RCA COS/MOS Phase-Locked Loop - A Versatile Building Block for Micropower Digital and Analog Applications"
产品概述
CD4046B CMOS Micropower Phase-Locked Loop (PLL) consists of a low-power, linear voltage-controlled oscillator (VCO) and two different phase comparators having a common signal-input amplifier and a common comparator input. A 5.2-V zener diode is provided for supply regulation if necessary.The CD4046B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR suffix), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).