CD4035BF 供应商
-
CD4035BF
品牌:Texas Instruments 封装/批号:CDIP16/21+ -
CD4035BF
品牌:RCA 封装/批号:DIP/ -
CD4035BF3A
品牌:TI 封装/批号:/8 -
CD4035BF3A
品牌:TI 封装/批号:/2019+ -
CD4035BF3A
品牌:TI 封装/批号:/22+
CD4035BF 属性参数
- 现有数量:0现货2,229Factory
- 价格:在售
- 系列:-
- 包装:管件
- 产品状态:在售
- 逻辑类型:移位寄存器
- 输出类型:补充型
- 元件数:1
- 每个元件位数:4
- 功能:并行或串行至串行
- 电压 - 供电:3V ~ 18V
- 工作温度:-55°C ~ 125°C(TA)
- 安装类型:通孔
- 封装/外壳:16-CDIP(0.300",7.62mm)
- 供应商器件封装:16-CDIP
产品特性
- 4-Stage clocked shift operation
- Synchronous parallel entry on all 4 stages
- JK\ inputs on first stage
- Asynchronous True/Complement control on all outputs
- Static flip-flop operation; Master-slave configuration
- Buffered inputs and outputs
- High speed 12 MHz (typ.) at VDD = 10 V
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"
- Applications: Counters, Registers Arithmetic-unit registers Shift-left shift right registers Serial-to-parallel/parallel-to-serial conversions Sequence generation Control circuits Code conversion
- Counters, Registers Arithmetic-unit registers Shift-left shift right registers Serial-to-parallel/parallel-to-serial conversions
- Arithmetic-unit registers
- Shift-left shift right registers
- Serial-to-parallel/parallel-to-serial conversions
- Sequence generation
- Control circuits
- Code conversion
产品概述
CD4035B is a four-stage clocked signal serial register with provision for synchronous PARALLEL inputs to each stage and SERIAL inputs to the first stage via JK\ logic. Register stages 2, 3, and 4 are coupled in a serial D flip-flop configuration when the register is in the serial mode (PARALLEL/SERIAL control low).Parallel entry into each register stage is permitted when the PARALLEL/SERIAL control is high.In the parallel or serial mode information is transferred on positive clock transitions.When the TRUE/COMPLEMENT control is high, the true contents of the register are available at the output terminals. When the TRUE/COMPLEMENT control is low, the outputs are the complements of the data in the register. THe TRUE/COMPLEMENT control functions asynchronously with respect to the CLOCK signal.JK\ input logic is provided on the first stage SERIAL input to minimize logic requirements particularly in counting and sequence-generation applications. With JK\ inputs connected together, the first stage becomes a D flip-flop. An asynchronous common RESET is also provided.The CD4035B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).